this post was submitted on 31 Jan 2024
54 points (100.0% liked)

homelab

6842 readers
31 users here now

founded 4 years ago
MODERATORS
 

Does this look like a decent starting point for a first router build?

Cross posted from: https://lemux.minnix.dev/post/204890

you are viewing a single comment's thread
view the rest of the comments
[–] [email protected] 1 points 1 year ago (1 children)

According to the official website, it will officially have Android 12.0, Debian 11 and Buildroot support and will unofficially support Armbian, Ubuntu 20.04, Ubuntu 22.04 and Kylin OS.

As for x86, I'd really like to try and avoid it for a router.

[–] [email protected] 3 points 1 year ago (2 children)

As for x86, I’d really like to try and avoid it for a router.

Why? (genuine question)

[–] [email protected] 1 points 1 year ago

It's a couple levels of power more than what I need for a router in my opinion.

[–] [email protected] -1 points 1 year ago (1 children)

x86_64 is inefficient and insecure

[–] [email protected] 3 points 1 year ago (3 children)

Is this board using FOSS RISC-V with open schematics? If not, there's very good reason to suspect it too.

[–] [email protected] 2 points 1 year ago (1 children)

Also, I trust ARM (almost definitely backdoor'd) over x86_64 (confirmed backdoor'd)

[–] [email protected] 1 points 1 year ago (1 children)

They're both with backdoors how do you trust either?

[–] [email protected] 0 points 1 year ago* (last edited 1 year ago) (1 children)

I don't trust either, I'm just saying I trust ARM more. English is confusing and trust can be both boolean and float at the same time

ARM trust: 0.2 (false)

x86 trust: 0.1 (false)

[–] [email protected] 1 points 1 year ago
[–] [email protected] 1 points 1 year ago

RK3855 = 4x Cortex-A76 + 4x Cortex-A55

[–] [email protected] 1 points 1 year ago (1 children)

I didn't know RISC-V routers were a thing. There's OPNSense support for RISC-V?

[–] [email protected] 1 points 1 year ago (1 children)

There isn't. I was asking if the Banana Pi used RISC-V